I=
Pakistan Research Repository Home
 

Title of Thesis

Hardware Based white-box Verification Methodology for iC chips

Author(s)

Muhammah Iram Baig

Institute/University/Department Details
Department of Electrical Engineering / University of Engineering And Technology, Taxila
Session
2010
Subject
Engineering Electrical
Number of Pages
93
Keywords (Extracted from title, table of contents and abstract of thesis)
Methodology, Circuits, Test, Silicon, Hardware, Prototype, Processor, Verification, Based, Enhanced, Densities, Whitebox, Equivalen

Abstract
This thesis presents a hardware based testing methodology for speeding up process of verification. With advent of VLSI technology the gate densities on a
chip are increasing with rate predicted by Moor’s law.The designers are now mapping complex applications in silicon for enhanced performance and reduced cost.The testing of these designs is becoming more and more challenging. The simulation based testing is very slow and for moderately complex designs takes hours and even days to give decent coverage. The thesis presents novel methodology to test the design by inserting test logic in Hardware. The methodology best works for FPGA based verification.The design is first mapped on FPGA for functional verification.The thesis presents modules that are integrated with the DUTs and monitors the results for correctness.The model also provides white box testing whereby internal working of the design is exploited for exact location of a bug.The methodology also provides assertions based testing and provides coverage analysis of design for a set of test vectors. The thesis gives different examples of circuits that are tested using the proposed methodology. In-silicon White box verification with checkers and monitors holds a great potential in keeping pace with the rapid growth in VLSI technology.
The basic idea of our proposed methodology can be termed as a hardware (tester circuitry) testing another hardware (Design under Test). The concept of an embedded layer of re-configurable/removable testing circuit or agent within the hardware of the DUT is proposed and experimented. Starting from simple combinational and sequential circuits to RISC processor and Medium Access Control (MAC) layer found in the IEEE 802.11e standard are tested through this methodology. Two main advantages have been observed:
1) The proposed methodology is found well suited for finding the root causes of the errors in the design under real time.
2) A considerable time saving is observed.The design which takes days in testing with simulation runs, gives equivalent results in minutes when it is run on FPGA prototype along with embedded test agent proposed in this thesis. When device is fully tested and ready for fabrication, this additional tester circuitry can be removed.

Download Full Thesis
2,554 KB
S. No. Chapter Title of the Chapters Page Size (KB)
1 0 CONTENTS

 

 
59 KB
2

1

INTRODUCTION

1.1 Testing Approaches
1.2 Black-box And White-box Testing
1.3 Testing Terminologies
1.4 Fault Models
1.5 Overview Of Dissertation
1.6 References

10
189 KB
3 2 TESTING: AN OVERVIEW AND PRESENT TRENDS

2.1 Techniques Of Ic Testing
2.2 Automatic Test Equipment (ate)
2.3 Design For Test (dft)
2.4 Boundary Scan Testing
2.5 New Trends For Ic Testing
2.6 Assertion Based Silicon Testing
2.7 System Verilog
2.8 References

20
113 KB
4 3 HARDWARE REMOVABLE CHECKER CIRCUITS

3.1 Basic Idea
3.2 Testing Of Simple Circuits
3.3 Testing Of Interface Protocols
3.4 Testing Of Risc Processor
3.5 Timing Analysis
3.6 Automated Harware Testing/verification
3.7 Contemporary Assertion Checker Generator
3.8 References

40
 1,076 KB
5 4 HARDWARE RECONFIGURABLE TEST AGENT

4.1 Ieee 802.11e Mac Protocol
4.2 Architectural Overview Of The Testing Agent
4.3 Agent Design For Ieee 802.11e Network Stack
4.4 Test Examples On Ieee 802.11e
4.5 Hardware Logging Agent (hla)
4.6 References

58
261 KB
6 5 IMPLEMENTATION OF WHITE BOX TEST AGENT ON A RISC PROCESSOR CORE

5.1 Introduction
5.2 DG for Performance Enhancement of Distribution Feeder
5.3 Voltage Profile Improvement (EPI) Of Distribution Feeder
5.4 Effect of Voltage Profile Improvement on Feeder Performance
5.5 Distribution Feeder Performance Enhancement Analyses by IDG Algorithm
5.6 Case Study 1
5.7 Case study 2
5.8 Case study 3
5.9 New Islanding Detection Algorithm (NIDA)
5.10 Salient Features of the NIDA 147
5.11 Case Study 4
5.12 Case Study 5
5.13 Case Study 6
5.10 Summery

71
982 KB
7 6 CONCLUSION

 

85
40 KB
8 7 APPENDICS

86
15 KB