Pakistan Research Repository

Logic Decomposition with Technology Mapping for Area & Delay Minimization in FPGA Design.

Rehman, Khalil Ur Rehman (2007) Logic Decomposition with Technology Mapping for Area & Delay Minimization in FPGA Design. PhD thesis, Mehran University of Engineering & Technology, Jamshoro.

[img]HTML
16Kb

Item Type:Thesis (PhD)
Uncontrolled Keywords:Logic, Decomposition, Technology, Mapping, Area, Delay, Minimization, FPGA, Design
Subjects:Engineering & Technology (e)
ID Code:3956
Deposited By:Mr. Javed Memon
Deposited On:21 Jul 2010 10:50
Last Modified:13 Jul 2011 12:06

Repository Staff Only: item control page